Low-Power High-Level Synthesis for Nanoscale CMOS Circuits

Low-Power High-Level Synthesis for Nanoscale CMOS Circuits addresses the need for analysis, characterization, estimation, and optimization of the various forms of power dissipation in the presence of process variations of nano-CMOS technologies. The authors show very large-scale integration (VLSI) r...

Descripción completa

Detalles Bibliográficos
Clasificación:Libro Electrónico
Autores principales: Mohanty, Saraju P. (Autor), Ranganathan, Nagarajan (Autor), Kougianos, Elias (Autor), Patra, Priyardarsan (Autor)
Autor Corporativo: SpringerLink (Online service)
Formato: Electrónico eBook
Idioma:Inglés
Publicado: New York, NY : Springer US : Imprint: Springer, 2008.
Edición:1st ed. 2008.
Temas:
Electronic circuits.
Electronics.
Computer-aided engineering.
Computers.
Electrical engineering.
Electronic Circuits and Systems.
Electronics and Microelectronics, Instrumentation.
Computer-Aided Engineering (CAD, CAE) and Design.
Computer Hardware.
Electrical and Electronic Engineering.
Acceso en línea:Texto Completo
Tabla de Contenidos:
  • High-Level Synthesis Fundamentals
  • Power Modeling and Estimation at Transistor and Logic Gate Levels
  • Architectural Power Modeling and Estimation
  • Power Reduction Fundamentals
  • Energy or Average Power Reduction
  • Peak Power Reduction
  • Transient Power Reduction
  • Leakage Power Reduction
  • Conclusions and Future Direction.

Ejemplares similares