Low-Power High-Level Synthesis for Nanoscale CMOS Circuits
Low-Power High-Level Synthesis for Nanoscale CMOS Circuits addresses the need for analysis, characterization, estimation, and optimization of the various forms of power dissipation in the presence of process variations of nano-CMOS technologies. The authors show very large-scale integration (VLSI) r...
Clasificación: | Libro Electrónico |
---|---|
Autores principales: | Mohanty, Saraju P. (Autor), Ranganathan, Nagarajan (Autor), Kougianos, Elias (Autor), Patra, Priyardarsan (Autor) |
Autor Corporativo: | SpringerLink (Online service) |
Formato: | Electrónico eBook |
Idioma: | Inglés |
Publicado: |
New York, NY :
Springer US : Imprint: Springer,
2008.
|
Edición: | 1st ed. 2008. |
Temas: | |
Acceso en línea: | Texto Completo |
Ejemplares similares
-
CMOS Current-Mode Circuits for Data Communications
por: Yuan, Fei
Publicado: (2007) -
CMOS Active Inductors and Transformers Principle, Implementation, and Applications /
por: Yuan, Fei
Publicado: (2008) -
Leakage in Nanometer CMOS Technologies
Publicado: (2006) -
Reuse-Based Methodologies and Tools in the Design of Analog and Mixed-Signal Integrated Circuits
por: Castro López, Rafael, et al.
Publicado: (2006) -
Functional Verification Coverage Measurement and Analysis
por: Piziali, Andrew
Publicado: (2008)