|
|
|
|
LEADER |
00000nam a22000005i 4500 |
001 |
978-0-387-74909-9 |
003 |
DE-He213 |
005 |
20220118133145.0 |
007 |
cr nn 008mamaa |
008 |
100301s2008 xxu| s |||| 0|eng d |
020 |
|
|
|a 9780387749099
|9 978-0-387-74909-9
|
024 |
7 |
|
|a 10.1007/978-0-387-74909-9
|2 doi
|
050 |
|
4 |
|a TK5105.5-5105.9
|
072 |
|
7 |
|a UKN
|2 bicssc
|
072 |
|
7 |
|a COM075000
|2 bisacsh
|
072 |
|
7 |
|a UKN
|2 thema
|
082 |
0 |
4 |
|a 004.6
|2 23
|
245 |
1 |
0 |
|a VLSI-SoC: Research Trends in VLSI and Systems on Chip
|h [electronic resource] :
|b Fourteenth International Conference on Very Large Scale Integration of System on Chip (VLSI-SoC2006), October 16-18, 2006, Nice, France /
|c edited by Giovanni De Micheli, Salvador Mir, Ricardo Reis.
|
250 |
|
|
|a 1st ed. 2008.
|
264 |
|
1 |
|a New York, NY :
|b Springer US :
|b Imprint: Springer,
|c 2008.
|
300 |
|
|
|a X, 394 p.
|b online resource.
|
336 |
|
|
|a text
|b txt
|2 rdacontent
|
337 |
|
|
|a computer
|b c
|2 rdamedia
|
338 |
|
|
|a online resource
|b cr
|2 rdacarrier
|
347 |
|
|
|a text file
|b PDF
|2 rda
|
490 |
1 |
|
|a IFIP Advances in Information and Communication Technology,
|x 1868-422X ;
|v 249
|
505 |
0 |
|
|a Architectures for High Dynamic Range, High Speed Image Sensor Readout Circuits -- Oversampled Time Estimation Techniques for Precision Photonic Detectors -- Innovative Optoeletronic Approaches to Biomolecular Analysis with Arrays of Silicon Devices -- Electronic Detection of DNA Adsorption and Hybridization -- Probabilistic amp; Statistical Design-the Wave of the Future -- A CMOS Mixed-Mode Sample-and-Hold Circuit for Pipelined ADCs -- Probabilistic Design: A Survey of Probabilistic CMOS Technology and Future Directions for Terascale IC Design -- Reliability Issues in Deep Deep Submicron Technologies: Time-Dependent Variability and its Impact on Embedded System Design -- Soft Error Resilient System Design through Error Correction -- Library Compatible Variational Delay Computation -- A Power-Efficient Methodology for Mapping Applications on Multi-Processor, System-on-Chip Architectures -- Frequency and Speed Setting for Energy Conservation in Autonomous Mobile Robots -- Configurable On-Line Global Energy Optimization in Multi-Core Embedded Systems Using Principles of Analog Computation -- Logic Synthesis of EXOR Projected Sum of Products -- A Method for I/O Pins Partitioning Targeting 3D VLSI Circuits -- CAT Platform for Analogue and Mixed-Signal Test Evaluation and Optimization -- Broadside Transition Test Generation for Partial Scan Circuits through Stuck-at Test Generation -- Comparison of an Æthereal Network on Chip and Traditional Interconnects - Two Case Studies -- Designing Routing and Message-Dependent Deadlock Free Networks on Chips -- Dynamic Reconfigurable Architecture Exploration based on Parameterized Reconfigurable Processor Model -- Human++: Emerging Technology for Body Area Networks.
|
520 |
|
|
|a International Federation for Information Processing The IFIP series publishes state-of-the-art results in the sciences and technologies of information and communication. The scope of the series includes: foundations of computer science; software theory and practice; education; computer applications in technology; communication systems; systems modeling and optimization; information systems; computers and society; computer systems technology; security and protection in information processing systems; artificial intelligence; and human-computer interaction. Proceedings and post-proceedings of referred international conferences in computer science and interdisciplinary fields are featured. These results often precede journal publication and represent the most current research. The principal aim of the IFIP series is to encourage education and the dissemination and exchange of information about all aspects of computing. For more information about the 300 other books in the IFIP series, please visit www.springer.com. For more information about IFIP, please visit www.ifip.org.
|
650 |
|
0 |
|a Computer networks .
|
650 |
|
0 |
|a Microprocessors.
|
650 |
|
0 |
|a Computer architecture.
|
650 |
1 |
4 |
|a Computer Communication Networks.
|
650 |
2 |
4 |
|a Processor Architectures.
|
700 |
1 |
|
|a De Micheli, Giovanni.
|e editor.
|4 edt
|4 http://id.loc.gov/vocabulary/relators/edt
|
700 |
1 |
|
|a Mir, Salvador.
|e editor.
|4 edt
|4 http://id.loc.gov/vocabulary/relators/edt
|
700 |
1 |
|
|a Reis, Ricardo.
|e editor.
|0 (orcid)0000-0001-5781-5858
|1 https://orcid.org/0000-0001-5781-5858
|4 edt
|4 http://id.loc.gov/vocabulary/relators/edt
|
710 |
2 |
|
|a SpringerLink (Online service)
|
773 |
0 |
|
|t Springer Nature eBook
|
776 |
0 |
8 |
|i Printed edition:
|z 9780387521138
|
776 |
0 |
8 |
|i Printed edition:
|z 9781441945174
|
776 |
0 |
8 |
|i Printed edition:
|z 9780387749082
|
830 |
|
0 |
|a IFIP Advances in Information and Communication Technology,
|x 1868-422X ;
|v 249
|
856 |
4 |
0 |
|u https://doi.uam.elogim.com/10.1007/978-0-387-74909-9
|z Texto Completo
|
912 |
|
|
|a ZDB-2-SCS
|
912 |
|
|
|a ZDB-2-SXCS
|
950 |
|
|
|a Computer Science (SpringerNature-11645)
|
950 |
|
|
|a Computer Science (R0) (SpringerNature-43710)
|