Standardized Functional Verification
Standardized Functional Verification describes the science of functional verification that applies to any digital hardware system. With a precise and comprehensive terminology this book describes a thorough technical framework for achieving superior results with greater efficiency. It also defines a...
Clasificación: | Libro Electrónico |
---|---|
Autor principal: | Wiemann, Alan (Autor) |
Autor Corporativo: | SpringerLink (Online service) |
Formato: | Electrónico eBook |
Idioma: | Inglés |
Publicado: |
New York, NY :
Springer US : Imprint: Springer,
2008.
|
Edición: | 1st ed. 2008. |
Temas: | |
Acceso en línea: | Texto Completo |
Ejemplares similares
-
SystemVerilog for Verification A Guide to Learning the Testbench Language Features /
por: Spear, Chris
Publicado: (2008) -
Taxonomies for the Development and Verification of Digital Systems
Publicado: (2005) -
Verification Methodology Manual for SystemVerilog
por: Bergeron, Janick, et al.
Publicado: (2006) -
The Core Test Wrapper Handbook Rationale and Application of IEEE Std. 1500™ /
por: da Silva, Francisco, et al.
Publicado: (2006) -
Timing Optimization Through Clock Skew Scheduling
por: Kourtev, Ivan S., et al.
Publicado: (2009)