Timing Optimization Through Clock Skew Scheduling
Timing Optimization Through Clock Skew Scheduling focuses on optimizing the timing of large scale, high performance, digital synchronous systems. A particular emphasis is placed on algorithms for non-zero clock skew scheduling to improve the performance and reliability of VLSI circuits. This researc...
Clasificación: | Libro Electrónico |
---|---|
Autores principales: | Kourtev, Ivan S. (Autor), Taskin, Baris (Autor), Friedman, Eby G. (Autor) |
Autor Corporativo: | SpringerLink (Online service) |
Formato: | Electrónico eBook |
Idioma: | Inglés |
Publicado: |
New York, NY :
Springer US : Imprint: Springer,
2009.
|
Edición: | 1st ed. 2009. |
Temas: | |
Acceso en línea: | Texto Completo |
Ejemplares similares
-
Clocking in Modern VLSI Systems
Publicado: (2009) -
Standardized Functional Verification
por: Wiemann, Alan
Publicado: (2008) -
The Core Test Wrapper Handbook Rationale and Application of IEEE Std. 1500™ /
por: da Silva, Francisco, et al.
Publicado: (2006) -
Reuse-Based Methodologies and Tools in the Design of Analog and Mixed-Signal Integrated Circuits
por: Castro López, Rafael, et al.
Publicado: (2006) -
Nanometer Technology Designs High-Quality Delay Tests /
por: Ahmed, Nisar
Publicado: (2008)