Cargando…

Closing the Power Gap between ASIC & Custom Tools and Techniques for Low Power Design /

This book carefully details design tools and techniques for realizing low power and energy efficiency in a highly productive design methodology. Important topics include: - Microarchitectural techniques to reduce energy per operation - Power reduction with timing slack from pipelining - Analysis of...

Descripción completa

Detalles Bibliográficos
Clasificación:Libro Electrónico
Autores principales: Chinnery, David (Autor), Keutzer, Kurt (Autor)
Autor Corporativo: SpringerLink (Online service)
Formato: Electrónico eBook
Idioma:Inglés
Publicado: New York, NY : Springer US : Imprint: Springer, 2007.
Edición:1st ed. 2007.
Temas:
Acceso en línea:Texto Completo

MARC

LEADER 00000nam a22000005i 4500
001 978-0-387-68953-1
003 DE-He213
005 20220113011423.0
007 cr nn 008mamaa
008 100301s2007 xxu| s |||| 0|eng d
020 |a 9780387689531  |9 978-0-387-68953-1 
024 7 |a 10.1007/978-0-387-68953-1  |2 doi 
050 4 |a TK7867-7867.5 
072 7 |a TJFC  |2 bicssc 
072 7 |a TEC008010  |2 bisacsh 
072 7 |a TJFC  |2 thema 
082 0 4 |a 621.3815  |2 23 
100 1 |a Chinnery, David.  |e author.  |4 aut  |4 http://id.loc.gov/vocabulary/relators/aut 
245 1 0 |a Closing the Power Gap between ASIC & Custom  |h [electronic resource] :  |b Tools and Techniques for Low Power Design /  |c by David Chinnery, Kurt Keutzer. 
250 |a 1st ed. 2007. 
264 1 |a New York, NY :  |b Springer US :  |b Imprint: Springer,  |c 2007. 
300 |a XII, 388 p. 138 illus.  |b online resource. 
336 |a text  |b txt  |2 rdacontent 
337 |a computer  |b c  |2 rdamedia 
338 |a online resource  |b cr  |2 rdacarrier 
347 |a text file  |b PDF  |2 rda 
505 0 |a Overview of the Factors Affecting the Power Consumption -- Pipelining to Reduce the Power -- Voltage Scaling -- Methodology to Optimize Energy of Computation for SOCs -- Linear Programming for Gate Sizing -- Linear Programming for Multi-Vth and Multi-Vdd Assignment -- Power Optimization using Multiple Supply Voltages -- Placement for Power Optimization -- Power Gating Design Automation -- Verification For Multiple Supply Voltage Designs -- Winning the Power Struggle in an Uncertain Era -- Pushing ASIC Performance in a Power Envelope -- Low Power ARM 1136JF-S Design. 
520 |a This book carefully details design tools and techniques for realizing low power and energy efficiency in a highly productive design methodology. Important topics include: - Microarchitectural techniques to reduce energy per operation - Power reduction with timing slack from pipelining - Analysis of the benefits of using multiple supply and threshold voltages - Placement techniques for multiple supply voltages - Verification for multiple voltage domains - Improved algorithms for gate sizing, and assignment of supply and threshold voltages - Power gating design automation to reduce leakage - Relationships among statistical timing, power analysis, and parametric yield optimization Design examples illustrate that these techniques can improve energy efficiency by two to three times. 
650 0 |a Electronic circuits. 
650 0 |a Computer-aided engineering. 
650 0 |a Computers. 
650 0 |a Electronics. 
650 0 |a Electrical engineering. 
650 1 4 |a Electronic Circuits and Systems. 
650 2 4 |a Computer-Aided Engineering (CAD, CAE) and Design. 
650 2 4 |a Computer Hardware. 
650 2 4 |a Electronics and Microelectronics, Instrumentation. 
650 2 4 |a Electrical and Electronic Engineering. 
700 1 |a Keutzer, Kurt.  |e author.  |4 aut  |4 http://id.loc.gov/vocabulary/relators/aut 
710 2 |a SpringerLink (Online service) 
773 0 |t Springer Nature eBook 
776 0 8 |i Printed edition:  |z 9780387506937 
776 0 8 |i Printed edition:  |z 9781441938336 
776 0 8 |i Printed edition:  |z 9780387257631 
856 4 0 |u https://doi.uam.elogim.com/10.1007/978-0-387-68953-1  |z Texto Completo 
912 |a ZDB-2-ENG 
912 |a ZDB-2-SXE 
950 |a Engineering (SpringerNature-11647) 
950 |a Engineering (R0) (SpringerNature-43712)