Constraint-Based Verification
Constraint-Based Verifcation covers the emerging field in functional verification of electronic designs thats is now commonly referred to by this name. Topics are developed in the context of a wide range of dynamic and static verification approaches including stimulation, emulation and formal method...
Clasificación: | Libro Electrónico |
---|---|
Autores principales: | Yuan, Jun (Autor), Pixley, Carl (Autor), Aziz, Adnan (Autor) |
Autor Corporativo: | SpringerLink (Online service) |
Formato: | Electrónico eBook |
Idioma: | Inglés |
Publicado: |
New York, NY :
Springer US : Imprint: Springer,
2006.
|
Edición: | 1st ed. 2006. |
Temas: | |
Acceso en línea: | Texto Completo |
Ejemplares similares
-
Functional Verification Coverage Measurement and Analysis
por: Piziali, Andrew
Publicado: (2008) -
Standardized Functional Verification
por: Wiemann, Alan
Publicado: (2008) -
SystemVerilog for Verification A Guide to Learning the Testbench Language Features /
por: Spear, Chris
Publicado: (2006) -
SystemVerilog for Verification A Guide to Learning the Testbench Language Features /
por: Spear, Chris, et al.
Publicado: (2012) -
Scalable Hardware Verification with Symbolic Simulation
por: Bertacco, Valeria
Publicado: (2006)