Leakage in Nanometer CMOS Technologies
Scaling transistors into the nanometer regime has resulted in a dramatic increase in MOS leakage (i.e., off-state) current. Threshold voltages of transistors have scaled to maintain performance at reduced power supply voltages. Leakage current has become a major portion of the total power consumptio...
Clasificación: | Libro Electrónico |
---|---|
Autor Corporativo: | SpringerLink (Online service) |
Otros Autores: | Narendra, Siva G. (Editor ), Chandrakasan, Anantha P. (Editor ) |
Formato: | Electrónico eBook |
Idioma: | Inglés |
Publicado: |
New York, NY :
Springer US : Imprint: Springer,
2006.
|
Edición: | 1st ed. 2006. |
Colección: | Integrated Circuits and Systems,
|
Temas: | |
Acceso en línea: | Texto Completo |
Ejemplares similares
-
Nanometer Technology Designs High-Quality Delay Tests /
por: Ahmed, Nisar
Publicado: (2008) -
CMOS Current-Mode Circuits for Data Communications
por: Yuan, Fei
Publicado: (2007) -
Low-Power High-Level Synthesis for Nanoscale CMOS Circuits
por: Mohanty, Saraju P., et al.
Publicado: (2008) -
Closing the Power Gap between ASIC & Custom Tools and Techniques for Low Power Design /
por: Chinnery, David, et al.
Publicado: (2007) -
SystemVerilog for Verification A Guide to Learning the Testbench Language Features /
por: Spear, Chris
Publicado: (2008)