Advanced BDD Optimization
VLSI CADhas greatly bene?ted from the use of reduced ordered Binary Decision Diagrams (BDDs) and the clausal representation as a problem of Boolean Satis?ability (SAT), e.g. in logic synthesis, ver- cation or design-for-testability. In recent practical applications, BDDs are optimized with respect t...
Clasificación: | Libro Electrónico |
---|---|
Autores principales: | Ebendt, Rudiger (Autor), Fey, Görschwin (Autor), Drechsler, Rolf (Autor) |
Autor Corporativo: | SpringerLink (Online service) |
Formato: | Electrónico eBook |
Idioma: | Inglés |
Publicado: |
New York, NY :
Springer US : Imprint: Springer,
2005.
|
Edición: | 1st ed. 2005. |
Temas: | |
Acceso en línea: | Texto Completo |
Ejemplares similares
-
Power-Aware Architecting for data-dominated applications /
por: Ditzel, Maarten, et al.
Publicado: (2007) -
Introduction to Advanced System-on-Chip Test Design and Optimization
por: Larsson, Erik
Publicado: (2005) -
Model and Design of Bipolar and MOS Current-Mode Logic CML, ECL and SCL Digital Circuits /
por: Alioto, Massimo, et al.
Publicado: (2005) -
Fault Diagnosis of Analog Integrated Circuits
por: Kabisatpathy, Prithviraj, et al.
Publicado: (2005) -
Effective Functional Verification Principles and Processes /
por: Vasudevan, Srivatsa
Publicado: (2006)