Taxonomies for the Development and Verification of Digital Systems
"In the complicated world of system-on-chip design, we need a common language so we know what we're talking about. By providing definitions for the terms used in the modeling, implementation, and verification of electronic systems, the taxonomies described in this book will help us find a...
Clasificación: | Libro Electrónico |
---|---|
Autor Corporativo: | SpringerLink (Online service) |
Otros Autores: | Bailey, Brian (Editor ), Martin, Grant (Editor ), Anderson, Thomas (Editor ) |
Formato: | Electrónico eBook |
Idioma: | Inglés |
Publicado: |
New York, NY :
Springer US : Imprint: Springer,
2005.
|
Edición: | 1st ed. 2005. |
Temas: | |
Acceso en línea: | Texto Completo |
Ejemplares similares
-
A Roadmap for Formal Property Verification
por: Dasgupta, Pallab
Publicado: (2006) -
Standardized Functional Verification
por: Wiemann, Alan
Publicado: (2008) -
SystemVerilog for Verification A Guide to Learning the Testbench Language Features /
por: Spear, Chris
Publicado: (2008) -
VLSI Physical Design: From Graph Partitioning to Timing Closure
por: Kahng, Andrew B., et al.
Publicado: (2011) -
Verification Methodology Manual for SystemVerilog
por: Bergeron, Janick, et al.
Publicado: (2006)