CMOS PLL Synthesizers: Analysis and Design
CMOS PLL Synthesizers: Analysis and Design presents both fundamentals and state of the art PLL synthesizer design and analysis techniques. A complete overview of both system-level and circuit-level design and analysis are covered. A 16mW, 2.4GHz, sub-2V, S D fractional-N synthesizer prototype is imp...
Clasificación: | Libro Electrónico |
---|---|
Autores principales: | Shu, Keliu (Autor), Sanchez-Sinencio, Edgar (Autor) |
Autor Corporativo: | SpringerLink (Online service) |
Formato: | Electrónico eBook |
Idioma: | Inglés |
Publicado: |
New York, NY :
Springer US : Imprint: Springer,
2005.
|
Edición: | 1st ed. 2005. |
Colección: | The Springer International Series in Engineering and Computer Science ;
783 |
Temas: | |
Acceso en línea: | Texto Completo |
Ejemplares similares
-
LNA-ESD Co-Design for Fully Integrated CMOS Wireless Receivers
por: Leroux, Paul, et al.
Publicado: (2005) -
CMOS Cascade Sigma-Delta Modulators for Sensors and Telecom Error Analysis and Practical Design /
por: Río Fernández, Rocío, et al.
Publicado: (2006) -
CMOS Multichannel Single-Chip Receivers for Multi-Gigabit Optical Data Communications
por: Muller, Paul, et al.
Publicado: (2007) -
Symbolic Analysis and Reduction of VLSI Circuits
por: Qin, Zhanhai, et al.
Publicado: (2005) -
Electromagnetic Compatibility in Railways Analysis and Management /
por: Ogunsola, Ade, et al.
Publicado: (2013)